Notice of References Cited	Application/Control No. 09/838,166	Applicant(s)/Patent Under Reexamination ICHINOSE ET AL.	
	Examiner Jennifer N. To	Art Unit 2195	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,389,446	05-2002	Torii, Sunao	718/100
*	B	US-6,078,945	06-2000	Hinsley, Christopher Andrew	718/105
*	C	US-5,535,393	07-1996	Reeve et al.	717/149
*	D	US-6,725,448	04-2004	Moriya et al.	717/119
*	E	US-4,965,718	10-1990	George et al.	718/104
*	F	US-5,151,991	09-1992	Iwasawa et al.	717/150
*	G	US-5,202,987	04-1993	Bayer et al.	718/102
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Polychronopoulos et al., "Utilizing Multidimensional Loop Parallelism On Large-Scale Parallel Processor Systems", pages 1285-1296, IEEE, Vol. 38, No. 9, September 1989.
	V	Wang et al., "Efficient Processor Assigment Algorithms And Loop Transformations For Executing Nested Parallel Loops On Multiprocessors", pages 71-82, IEEE, Vol. 3, No. 1, January 1992.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.